. This work demonstrates clear progress toward a THz transistor.
Introduction: Efforts to improve f T are focusing on the reduction of electron transit time by vertically scaling the base and collector thicknesses at the cost of increasing base-collector parasitic capacitance [1] [2] [3] [4] [5] [6] . An estimated 75% of the total delay time comes from the electron transit time, therefore, transit time reduction is a very efficient way to boost device speed through vertical scaling. It is well understood that the improvement in f T from vertical scaling comes at the expense of a reduction in f MAX and breakdown voltage. To compensate the drop in f MAX , lateral scaling of the device dimensions must be employed to facilitate transistors with sufficiently high speeds to be useful in circuit applications. This Letter demonstrates vertically and laterally scaled HBT devices achieving state-of-the-art performance of f T ¼ 509 GHz, the fastest bipolar transistor reported to date.
Device layer structure and fabrication: The layer structure used in the fabrication of these devices is a scaled extension of the structure detailed in [2] . The epitaxial structure consists of a 300 nm subcollector Si doped at n ¼ Fabrication follows a standard triple mesa, all wet-etch process previously detailed in [7, 8] . The primary reason for the achievement of simultaneously high f T and f MAX values in these devices is attributed to the use of a metal bridge, referred to as a m-bridge, which is undercut to eliminate the parasitic base to collector capacitance associated with the large base contact post. The process flow includes e-beam defined Ti=Pt=Au emitter contacts, a self-aligned emitter etch, a self-aligned Ti=Pt=Au base metal deposition, a base-collector etch, and collector metal deposition. A bisbenzocyclobutene (BCB) based etch-back process is employed for device planarisation and back end fabrication. Fig. 1 . This breakdown value, however, can be misleading, as the breakdown under operating conditions is much lower. It is important to note the presence of thermal effects around the peak f T operating current of this device (I C ¼ 47.2 mA, V BE ¼ 0.94 V); thermal pulldown and gain compression at high current levels are, along with Kirk effect, the dominant mechanisms limiting the bandwidth of the devices.
The RF calibration was achieved using an on-wafer short-open-loadthru (SOLT) calibration, and S-parameters were obtained using an HP8510C from 50 MHz to 50 GHz. On-wafer calibration is preferred, as it requires no additional deembedding of dummy structures, which can create a significant source of error when removing parasitic pad capacitances that approach the same order of magnitude as device capacitances. The extrapolations were obtained by assuming a À20 dB=decade slope from the h 21 and U curves, as shown in Fig. 2 for a 0.35 Â 12 mm 2 device. The extrapolated f T and f MAX values remained independent of extraction frequency out to 50 GHz, indicating that a good calibration was achieved. All RF measurements were carried out at a collector=base voltage V CB ¼ 0 V, which was shown to yield the highest f T performance. . For the 0.35 Â 4 mm 2 devices, f T and f MAX were 415 and 318 GHz, respectively. The reduction in f T for the smaller device is attributed to an increase in emitter metal resistance. The observed increase in f MAX for the shorter emitter lengths is due to a decrease in base metal sheet resistance from transmission line effects as previously observed in [7] .
Conclusion: InP=InGaAs SHBTs were fabricated to achieve cutoff frequencies greater than 500 GHz using a self-aligned submicron process. The thin collector structure allows a reduction of transit time, as well as an increase in peak current density due to an extension of J Kirk . The performance of these transistors is suitable for future high-speed applications, with increasingly higher speed and lower power operation expected as further device scaling is exploited.
